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(57) ABSTRACT 
A method and system for making optimal estimates of 
linearity metrics of analog-to-digital converters. A model 
building phase and a production test strategy are employed. 
During the model-building phase, a linear model an analog-
to-digital converter is constructed from a set of accurately 
measured transition code voltages for a set of training 
analog-to-digital converters. During a production test of an 
individual analog-to-digital converter, a ramp test signal is 
applied to the individual analog-to-digital converter, a his-
togram of codes is produced, and the transition code volt-
ages for the individual analog-to-digital converter are esti-
mated from the resulting histogram. Linearity characteristics 
of the individual analog-to-digital converter may then be 
computed. 
17 Claims, 3 Drawing Sheets 
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METHOD AND SYSTEM FOR MAKING 
OPTIMAL ESTIMATES OF LINEARITY 
METRICS OF ANALOG-TO-DIGITAL 
CONVERTERS 
2 
Fundamental Theory and Applications, Vol. 44, No. 12, 
December 1997, pp 1105-1113 ("Capofreddi and Wooley 
I"), and P. D. Capofreddi and B. A Wooley, "The Use of 
Linear Models for the Efficient and Accurate Testing of AID 
RELATED APPLICATIONS 
5 Converters," Proceeding of IEEE International Test 
Conference, 1995, pp 54-60 (Capofreddi and Wooley II"). 
This application is based on Provisional Application Ser. 
No. 60/198,355 filing date Apr. 19, 2000, hereby incorpo-
rated by reference in its entirety. 
INL and DNL are measures of how much the CTs of an 
ADC differ from ideal linear behavior. Specifically, DNL is 
a measure of the deviation from the ideal 1 least significant 
BACKGROUND OF THE INVENTION 
This invention relates to production testing of integrated 
electronic circuits, and particularly to testing of analog-to-
digital converter ("ADC") circuits as they are produced to 
determine their functional specifications. 
10 bit ("LSB") of the voltage span that is associated with each 
output code. INL is the worst case deviation of an ADC 
transfer function from the line between the measured end 
points (zero and full scale) of the ADC. INL and DNL are 
usually expressed in LSBs. These measures are illustrated on 
15 FIG. 1. 
ADCs are characterized by functional specifications., 
such as integral nonlinearity ("INL") and differential non-
linearity ("DNL"). To determine whether a given ADC that 
has been manufactured meets the required specifications, it 20 
must be tested. Conventional testing of ADCs as they are 
produced involves direct measurement of their functional 
specifications. However, as ADCs continue to improve in 
resolution, direct measurement has become more time time 
consuming and expensive. The measurement of INL and 25 
DNL, that is, linearity testing, constitutes the major portion 
of the ADC test time (35-50%) and, therefore, the major 
portion of the test cost for ADCs. 
The measurement of INL and DNL involves the measure-
ment of all the code transitions voltages ("CTs") (the voltage 30 
input at which the output code of an ADC changes) of an 
ADC. In response to the problem of increasing test times, 
various techniques have been developed that estimate all of 
the CTs from a subset of CT measurements. Such techniques 
are described, for example, in: 117 G. N. Stenbakken and T. 35 
M. Souders, "Test-Point Selection and Testability Measures 
via QR Factorization of Linear Models," IEEE Transactions 
on Instrumentation and Measurement, Vol. IM-36, No. 2. 
June 1987, pp 406-410 ("Stenbakken and Souders I"); T. M. 
Souders and G. N Stenbakken. "A Comprehensive Approach 40 
to Modeling and Testing of Mixed-signal Devices," Proced-
ing of IEEE International Test Conference, 1990, pp 
169-176 ("Souders and Stenbakken"); G. N. Stenbakken 
and T. M. Souders. "Linear Error Modeling of Analog and 
Mixed-Signal Devices," Proceeding of IEEE Internationial 45 
Test Conference, 1991, pp 573-581 ("Stenbakken and Soud-
ers II"); G. N. Stenbakken and T. M. Souders, "Developing 
Linear Error Models for Analog Devices," IEEE Transac-
tions on Instrumentation and Measurements, Vol. 43, No. 2, 
April 1994, pp 157-163 ("Stenbakken and Souders III"); 50 
and T. D. Lyons, The Production Implementation of a Linear 
Error Modeling "Technique," Proceeding of IEEE Interna-
tional Test Conference, 1992, pp 399-404 ("Lyons"). 
DNL and INL can be expressed in terms of the CTs as: 
DNL = (y; -y;.i )-1 
' lLSB 
INL; = r;-r1 -((Y2"-1-r1J/(2" -2JJ·(i-1J 
lLSB 
where Y; is the i'h CT, 
n is the number of bits in the ADC, and 
lLSB denotes the ideal voltage span of 1 
ADC. 
(1) 
(2) 
LSB of the 
Since INL and DNL can be easily computed with a few 
algebraic operations once the CTs are known, the task in 
determining the INL and DNL is to determine the CTs, that 
is, the y;s. INL and DNL measurements usually involve the 
measurement of all the CTs of an ADC. At least three 
different techniques can be used for the measurement of INL 
and DNL of AD Cs, as described in S. Max, "Fast Accurate 
and Complete ADC Testing," Proceeding of IEEE Interna-
tional Test Conference, 1989, pp 111-117 (hereinafter "S. 
Max"). The three techniques are (i) the servo-loop method, 
(ii) the ramp histogram method (tally and weight method) 
and (iii) the sine wave histogram method (aka code density 
method). The servo loop method involves the use of an 
analog integrator in a feedback loop and has a long test time 
because of the large settling time of the integrator and the 
long conversion time of the DC voltmeter used to measure 
code transitions. A fast variant of the servo-loop method 
using an accurate digital-to-analog converter in a feedback 
loop is described in S. Max, supra, but this requires a more 
complex interface board design for the Device-Under-Test 
("DUT") and a non-standard test interface. Therefore, lin-
earity testing of most ADCs is performed using the ramp 
histogram technique. T. Kuyel, "Linearity Testing Issues of 
Analog to Digital Converters," Proceeding of IEEE Inter-
national Test Conference, 1999, pp 747-756. The sine wave 
histogram technique has a worst-case error in linearity Techniques such as those described in the aforementioned 
references are based on two assumptions. First, for most 
high resolution ADCs, the number of variables, such as the 
values of resistors, capacitors and transistor 
transconductances, which control their linearity is much less 
than the total number of CTs. Second, the variations in these 
variables is typically small so that the relationship between 
these variables and the corresponding CTs can be well 
approximated by a linear function. second order or higher 
order terms being negligible. Techniques for using a linear 
model with three different production test methods to save 
test time have been described in P. D. Capofreddi and B. A 
Wooley, "The Use of Linear Models in ND Converter 
Testing," IEEE transactions on Circuits and Systems-I: 
55 measurements that is it times the error of a ramp of the same 
test length (test time) and therefore is used only in cases 
where generation of a ramp with the required linearity is not 
possible. J. Doemberg, Hae-Seung Lee and D. A liodges, 
"Full-Speed Testing of AID Converters," IEEE Journal of 
60 Solid-State Circuits, Vol. SC-19, NO. 6, December 1984, pp 
820-827. The servo-loop method measures CTs one at a 
time, while the histogram techniques estimate all the CTs in 
one pass. Therefore, the histogram methods are inherently 
faster. In the ramp histogram method for estimating CTs, a 
65 linear ramp or triangular wave is applied to the input of the 
ADC and a histogram of the output codes is computed. The 
CTs are estimated from the histogram using 
US 6,476,741 B2 
3 
(Vp - Vo) r~ ) ?'i = Vo + --- · L.. ci 
N J~O 
4 
An efficient way to do this is to subtract the mean 
transition level myi from the measured transitions xij as 
x';j=X;rmy;, and then perform a singular value decomposi-
tion of the resulting matrix. Singular value decomposition 
where V0 is the initial (minimum) value of the ramp, 
VF is the final (maximum) value of the ramp, 
5 resolves the resulting matrix X' into a product of three 
matrices 
c; is the number of occurrences of code i, and 
N is the total number of samples in the histogram. 
The INL and DNL can also be directly computed from the 
histogram without the computation of the CTs. For comput-
ing the DNL using a triangular wave or linear ramp, the 
probability that the input voltage is within a given interval 
10 where U and V are orthogonal matrices, and 
is directly proportional to the width of the interval. 
Consequently, the width of each code (the voltage interval of 15 
the input voltage for which the output is equal to a given 
code) will be proportional to the number of occurrences of 
the given code in the histogram. Therefore, an estimate of 
the DNL of the ADC is given by 
DNL; = (2" 2 )cl; - 1 
j~! Cj (2" - 2) 
The input waveform span is usually set to be slightly 
larger than the input range of the ADC to ensure occurrence 
of all codes. Therefore the first and last code counts are 
ignored in the DNL computation. The INL, for the ADC is 
20 
25 
given by 30 
; 
/NL; = ~ DNL[j] 
j=l 
These equations give the same DNL and INL, 
respectively, as those computed by Equations 1 and 2, 
above. 
The number of variables that control the CTs of an ADC 
35 
is much less than the number of CTs. The CTs have, 40 
therefore, been modeled by a linear model. Stenbakken and 
Souders I; Souders and Stenbakken; Stenbakken and Soud-
ers II; Stenbakken and Souders III; Lyons; Capofreddi and 
Wooley I; and Capofreddi and Wooley II, supra. The model 
is expressed as: 45 
y-lliy+A/8 
where y are the 2n-1 CTs of an ADC, 
m are the means (nominal values) of the CTs, 
8 is a set of scaling variables which control the variation 
in transition levels, and 
Ai is a matrix which relates the variables 8 to the CTs 
linearly. 
50 
The model can be created from a set of training data, that 55 
is, a set of measured CTs for a plurality w of ADCs. The 
training data can be denoted by a matrix X=[x;J, where 
l~i~2n-l represents the index for the CTs, l~j~w repre-
sents the index for the ADCs, and xij represents the mea-
sured CTs. The mean CTs my; are estimated using 60 
~ is a diagonal matrix whose entries are arranged in a 
decreasing order. 
D. S. Watkins, "Fundamentals of Matrix Computations." 
John Wiley and Sons, 1991. The matrix Ai is obtained by 
extracting the first p columns of U, where p is the number 
of diagonal elements of ~ that have significant value. 
Stenbakken and Souders III, supra. The operation is as 
follows: 
X1,1 X1,2 X1,w 
X= X2,1 X2,1 X2,w 
X' = X-
~ 0 0 ... 0 0 
1 
u1,1 u1,2 u1,w 0 ~ 0 0 
U2,l U2,l U2,w 2 
X'= ~ 0 0 
U211 -l,l U2 11 -l,2 U2 11 -l,w np 
211 -lxw 0 0 0 E: 0 
Vl,l VI,2 VI,w 0 0 0 0 E: 
V2,l V2,l V2,w 
Vw,l Vw,2 Vw,w 
The resulting Ai matrix has orthonormal columns, that is, 
=(o i*j 
1 i = j 
where J\,; is the i-'h column of Ai 
Given Ai, the variables 8 can be estimated using 
(3) 
where the matrix ~ is determined using a principal value 
decomposition of X. 
The variables 8 of an empirical model derived in this manner 
have no physical significance; for example, they cannot be 
65 associated with the value of a single capacitor or resistor 
within the ADC. An estimate of the standard deviation of the 
scaling variables 8; is given by 
US 6,476,741 B2 
A Sj 
<Tei= ---~ 
5 6 
ADC, a histogram of codes is produced, and the CTs for the 
individual ADC are estimated from the resulting histogram. 
Then, using the parameters computed during the training 
phase, that is, (08, aey and Ai, an optimal estimate for the 
where s; is the i'h diagonal element of the matrix ~ (i'h 
singular value). 
5 CTs is made. INL, and DNL, as well as other characteristics, 
may then be computed for the individual ADC. 
The variables 8 may be estimated from a subset of all the 
CTs, Stenbakken and Souders I; Souders and Stenbakken; 
Stenbakken and Souders II; Stenbakken and Souders III; and 10 
Lyons, supra, to compute all the CTs from Equation 3. 
However, to measure a subset of the CTs the servo-loop 
technique has to be used, and this technique is not widely 
used in industry because of its long test time. 
A technique for improving the accuracy of INL and DNL 15 
estimates based on a histogram of CTs is disclosed in 
Capofreddi and Wooley I and Capofreddi and Wooley II, 
supra. The technique involves the following steps: A coarse 
(noisy) estimate of the CTs of an individual ADC is obtained 
using a ramp with a reduced number of samples (ramp with 20 
reduced test time). The scaling variables that control the CTs 
Therefore, it is a principal object of the present invention 
to provide a novel and improved method and system for 
making optimal estimates of linearity metrics of analog-to-
digital converters. 
It is another object of the present invention to provide a 
novel and improved method and system for production 
testing of the linearity metrics of analog-to-digital convert-
ers. 
It is a further object of the present invention to provide a 
method and system for rapidly estimating linearity metrics 
of an individual analog-to-digital converter based on a 
histogram of transition code voltages and a statistical model 
constructed from a training set of like analog-to-digital 
converters. 
of the ADC are estimated using 
where y are the (coarse) estimates of CTs computed from 
the histogram; and 
It is yet another object of the present invention to provide 
a method and system for estimating linearity metrics of an 
analog-to-digital converter with increased accuracy by 
25 employing a least squares estimate based on the variance of 
errors in measurements of the transition code voltages. 
Ai is the linear model matrix. 
The CTs are then computed from the 8 using Equation 3. 
This method gives a reduction in the standard deviation of 
the measurement noise in CT estimates by a factor of 
approximately [p/2n]112. This reduction in noise occurs 
because the linear modeling technique reduces the 2n -1 CTs 
to p variables, and this has an inherent averaging effect on 
the measurement noise. 
The foregoing and other objects, features, and advantages 
of the invention will be more readily understood upon 
consideration of the following detailed description of the 
30 invention, taken in conjunction with the accompanying 
drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
35 
FIG. 1 is a graph of a transfer function of a representative 
Although the latter estimation technique improves upon 
the accuracy in determining the CTs, it still requires con-
siderable time to obtain satisfactory accuracy. Therefore, 
there is a need for an improved method and system for 
computing the scaling variables, and thereby estimating the 40 
CTs, for an ADC after production that reduces the amount of 
time required while maintaining the desired accuracy. 
analog-to-digital converter, showing deviations of the trans-
fer function from the ideal. 
FIG. 2 is a block diagram of a system for testing analog-
to-digital converters according to the present invention. 
FIG. 3 shows a histogram of test results for an analog-
to-digital converter in response to a ramp input. 
FIG. 4 shows the typical output of an analog-to-digital 
converter in response to a ramp input. 
SUMMARY OF THE INVENTION FIG. 5 shows how errors are produced in the histogram of 
45 FIG. 3 as a result of noise. It has been found that, if the variance of measurement 
errors in y obtained from a histogram can be estimated, and 
the variance of the variables 8 are known, more accurate 
estimates of the variables 8 can be made than has heretofore 
been recognized. From these optimal estimates for 8, an 50 
improved estimate ofy can be made, resulting in reduced test 
time required in comparison to the servo-loop and prior 
histogram methods. 
FIG. 6 is a schematic diagram of a test circuit for 
analog-to-digital converter measurements according to the 
present invention. 
DETAILED DESCRIPTION OF THE 
INVENTION 
In the present invention a histogram approach is used for 
estimating INL and DNL because of the reduced test time The method of the present invention comprises a model 
building phase and a production test strategy. During the 
model-building phase, a linear model of an ADC is con-
structed from a set of accurately measured CTs for a set of 
training ADCs. The average input-referred noise for the 
trainingADCs is also measured from the set ofADCs. Based 
55 required in comparison to the servo-loop method. It has been 
found that, if the variance of measurement errors in y 
obtained from a histogram can be estimated, and the vari-
ance of the variables 8 are known, more accurate estimates 
on the measured CTs and the measured noise. the standard 60 
of the variables 8 can be made than has heretofore been 
recognized. From these optimal estimates for 8, an improved 
estimate of y can be made. deviation 0 8 of the 8, the standard deviation a ey of the error 
in y and the variance in y due to noise are computed. 
A minimal test length N, that is, the duration of the ramp 
input from its initial value V 0 to its final value V p, is 
selected that will give the required accuracy in the CT 
estimates. During a production test of an individual ADC, a 
ramp of the selected test length is applied to the individual 
Overview of the Test Strategy 
The method of the present invention is illustrated gener-
ally in FIG. 2. The steps within box 10 have been employed 
65 in the prior art, as discussed in the Background of the 
Invention, while the remaining steps represent improve-
ments to the prior art. The present invention comprises an 
US 6,476,741 B2 
7 
off-line model building phase, represented by the steps in 
box 12, and a production test strategy, represented by the 
steps in box 14. 
During the model-building phase, a linear model (my, Ay) 
for the ADC is constructed from a set of training data 5 
(accurately measured CTs for a set ofADCs) as described in 
the Background of the Invention. Specifically, a ramp input 
is applied to a training set of AD Cs of the type to be tested, 
typically 100 to 150 units, as shown by box 16, and the CTs 
of all ADCs of the training set are accurately measured, as 10 
shown by box 18. The linear model (my, Ay) is then 
constructed from the measured data, as shown by box 20 and 
explained in the Background of the Invention. 
The average input-referred noise for the ADCs is also 
measured from the training set, as shown by box 22. Based 15 
on the measured CTs and the measured noise, the parameters 
required for making optimal estimates of the CTs, that is, the 
standard deviayon 0 8 of the 8 and the standard deviation aey 
of the error in y due to noise are computed, as shown by box 
~. w 
A minimal test length N, that is, the duration of the ramp 
input from its initial value V 0 to its final value V p, is 
selected that will give the required accuracy in the CT 
estimates, as shown by box 24. During a production test, a 
25 
ramp of the computed test length is applied to the DUT, a 
histogram of codes is produced, as shown in FIG. 3, and the 
CTs are estimated from the resulting histogram. Then, using 
the parameters computed during the training phase, that is, 
0 8 and aeY' and the variance of the error in y due to noise 30 
ae/, an optimal estimate for the CTs is made. Device 
binning is then performed on the basis of these optimal CT 
estimates. 
Optimal Prediction of CTs 
The histogram estimates of CTs can be modeled as 35 
where ey is the error in the estimate of y. 
It is assumed that ey, the error due to noise, is a random 40 
vector with zero mean and variance. It is also assumed that 
8 
-continued 
where aei is the standard deviation of 8;, and 
J\; is the i'h column of Ay. "" 
The variance in the optimal CT estimates y can be shown 
to be 
0,.y 2=diag[ Ay· 0[ CTe[j2]-AyT] 
where or/ is the variance in the error in 8, 
the diag[.] operator extracts the diagonal of a matrix, 
and 
the D[.] operator creates a diagonal matrix from a 
vector. 
The values of aee can be shown to be 
CT~i 2 
=---·(T CT~i +CT~ ey 
(5) 
where ae/ is the variance of errors in the CTs obtained 
from a histogram of the codes produced by the ADC 
under test. 
Using the 8; found above the optimal estimates to CTs are 
obtained from 
Then, based on the estimates of CTs, INL and DNL may 
be computed as explained in the Background of the Inven-
tion. 
Predicting Variance of Noise in CT Estimates 
The optimal CT estimates in Equation 4 need the value for 
the variance in the errors in CT obtained from a histogram 
of codes produced by the DUT. The value of ae/ may be 
derived as a function of the test length, given the variance of 
the input-referred noise of the ADC. 
The noise sources inside the ADC are modeled as an 
equivalent noise source in series with the analog input of the 
ADC. As is well understood in the art, an ADC samples the 
input signal periodically and converts the sampled value to 
an output code. As is well understood from the Nyquist 
the elements of ey, are independent. This assumption is true 
as long as the input-referred noise of the ADC is less than the 
width of an LSB of the ADC. S. Max, supra. Under these 
assumptions, the estimates of the variables are given by 
where ee is characterized by variance a2e8j. 
45 theorem, the sample rate must be at least twice the highest 
frequency of the input signal to reproduce the input signal 
faithfully. Thus, for a ramp input signal, there must be 
multiple samples between each CT. For an input signal V(t), 
the samples captured by the ADC would be S;= V(ii:)+en(ii:)= 
The elements of ee are uncorrelated, since the col umps of 
Ay are orthonormal. Since the varian~e of errors in 8 are 
known, a least squares estimate for 8 can be formed, as 
follows. For two random variables x and y with zero means, 
standard deviations ax and aY, and correlation coefficient r, 
the least squares linear estimate for x given y is given by 
(TX 
x=E(xly)=r·-·y 
<Ty 
Substituting x=8;, the i'h element of8 and y=8,±e8 ;, produces 
an optimal estimate for 8, which is denoted 8. 
- c?e; 8; = -2--2 . (8; + ee) 
crei +<Teri 
50 V;+em where i is the index of the sample ADC, and i: is the 
period of the sampling clock of the ADC. The random 
process en(ii:) is an independent and identically distributed 
("i.i.d") Gaussian process, having zero mean and standard 
deviation an. The value of an is usually not known a priori 
55 and has to be estimated experimentally from a set of AD Cs, 
as will be understood by those skilled in the art. 
FIG. 4 illustrates the measured output of an 8-bit ADC 
with a linear ramp input having an average of 128 samples/ 
code. It can be seen that when the input to the ADC is near 
60 the code transitions, the output of the ADC switches ran-
domly between adjacent codes due to noise in the ADC. 
Thus, the CTs estimated from a histogram of this output will 
have two sources of errors: 
65 
1. If there are n samples (on the average) per code of the 
ADC, the minimum step change possible in the mea-
sured DNL is 1/n, so that the resolution of the mea-
surement is restricted to 1/n LSBs; and 
US 6,476,741 B2 
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2. The noise in the ADC will cause it to give wrong output 
codes for an input signal near a CT. 
FIG. 5, which shows voltage samples near a code transi-
tion from j to j+l, illustrates the effects of these two sources 
of errors. The horizontal axis represents voltage input to the 5 
ADC and the dashed vertical lines 26 represent the sample 
voltages that would have been obtained for an ideal (noise-
free) ADC in response to the input voltage V(m:). For 
voltage samples near the CT, voltage samples which should 
ideally have given code j at the output have a non-zero 10 
probability of giving a output code greater than j due to ADC 
noise and vice-versa. Since the voltage samples are spaced 
li. Volts apart, the resolution of the CT measurement is li. 
Volts. 
To explain the effect of noise and finite resolution of 15 
measurement on the estimation of the CT, the following two 
definitions are used. 
20 
That is, y b, is the largest sample value of the input signal that 
has (approximately) zero probability of giving an output 
code greater than j. C(x) is the code at the output of the ADC 
when x is the input value. 
S={ s;IP[ C(s;H]>O.P[ C(s;)>j]>O} 
That is, Sis a set of samples that have non-zero probabilities 
of giving an output code greater than or equal to j depending 
25 
10 
a given value of a, the random variable k can be modeled as 
k = 1=µ; 
iES 
where µ;=1 iff, and µ;=0 otherwise. The probabilities ofµ; 
being equal to one is given by 
P[C(s;):;; J] = P[V; +en:;; y] 
1 r-V; 
= P[en :;;y-V;] = --~·CT x~-oo 
(y-V;) =1-Q--
CTn 
where 
Q(a:)= -
1
-·[ dx ~ x~a 
Substituting y-V; equal to ili.+a, produces 
( ill+ a:) P[µ; = l] = 1-Q -- =/3; 
CTn 
P[µ;=O]=l-13; 
dx 
on the value of noise on the samples. The true value for the 
CT y is given by yj=Vb+mli.+a where li. and a are as 
indicated in FIG. 5. It is assumed that the CT can occur at 
any point between the two voltage samples with equal 
probability, that is, a can vary uniformly from 0 to li.. 
The mean ofµ; is equal to~; and the variance ofµ; is equal 
30 to ~;(1-~J Therefore the mean and variance of k are given 
by 
Under the forgoing definitions, the measured value of the 
CT is given by 35 
a-; = 1= /3; - 1= f3f 
where k is the number of elements (samples) in the set S', 
defined as 
iES iES 
Now, aey2 is estimated by substituting E(k) and ak 2 into 
40 Equation 6 for E((m-k)la=x) and E((m-k)2 1a=x), respec-
tively. 
For a linear ramp or triangular wave, the resolution in 
measurement li. is independent of the CT. For a test signal 
having N samples of ADC output, li. is given by 
That is, S' is the subset of S that give outputs less than or 45 
equal to j. The error in estimation of y, eyj=YrYj is griven by Vps 2n 
Ll = N Volts= NLSBs 
Ll (m-k)Ll.+ dj- 2. 
The mean square value of eyj is given 
E(e~) = Ll I~o E((m -k)2 I a:= x)dx + 
l~ Ll Ll.2 2· E((m-k)la:=x)(a:- -)dx+ -x~o 2 12 
(6) 
50 where V Fs is the full-scale voltage of the ADC and n is the 
number of bits. 
Equation 6 is then integrated numerically. 
Selecting the Test Length 
The standard deviation in the optimal estimates of CT 
55 aey- can be estimated from equation (4). However, the 
accuracy requirements on CTs arc usually specified in terms 
of the maximum error allowable. Therefore, the variance 
should be converted into the maximum error. To achieve 
this, the error in aey- is modeled as a Gaussian random 
where E(xly) is the conditional expectation of x given the 60 variable. For a Gaussian random variable with standard 
value of y; and deviation given aey-' a number z is found such that, with a 
m is the true value of k if there were no noise. probability 1-E, the error in measurement will not exceed 
The mean of ey, which is assumed to be Gaussian, is zero, (z·aey-). That is, z represents positive and negative limits of 
so the variance ae/ is just the mean square of ey, E(e/). integration of the Gaussian distribution function which will 
The foregoing Equation 6 requires the estimation of for 65 produce a probability 1-E, where E is an acceptable level of 
E((m-k)la=x) and E((m-k)2 1a=x). Since m is a constant, confidence in the estimates of the CT. 
only the estimated mean and variance of k are needed. For P[leYl°''l_l-E 
US 6,476,741 B2 
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where P[.] denotes the probability operator. 
E is a very small value like 10-5 or 10-6, which is used 
because the Giaussiall random variable has a non-zero 
probability of being any value. For example, if E is chosen 
12 
voltages of said individual analog-to-digital converter 
that are more accurate than said measured transition 
code voltages thereof. 
to be 10-3 , z would be 3.0309, because a Gaussian random 5 
variable has a probability of 10-3 of being greater than 
3.0309 times its standard deviation. 
2. The method of claim 1, wherein said test signal is a 
ramp signal. 
3. The method of claim 1, wherein said scaling inputs may 
be represented by a scaling matrix and said statistical model 
is a model matrix of values such that, when said model 
matrix is multiplied times said scaling matrix and the 
Therefore, a minimum test length is chosen such that aey-
is less than ri/z where 11 is the maximum allowable error in 
the measurement. 
A lower value of E will result in a larger value of z and hence 
a larger test length. 
Test System 
A system that may be used to make measurements on the 
ADCs is shown in FIG. 6. APCI-6110E™ Data Acquisition 
("DaQ") plug-in card 28, available from National Instru-
ments Corporation, may used to generate a linear ramp for 
input to the ADC under test and to transfer the outputs of a 
ADC under test 32 to a computer (not shown) to process the 
data. A low-pass filter 30, consisting of two 1.5 k ohm 
resistors 34 and 36, and a 0.1 µF capacitor 38 may be used 
to filter out high frequency noise and unwanted artifacts 
from the output of the card 28. The DaQ card also has two 
general-purpose counters which may be used to generate the 
timing signals (clock and chip select) for the ADC under 
test. A 74HC04 inverter 40 is used to buffer the output from 
the ADC under test to the DaQ card 28. An LM7805 
3-terminal regulator 44 may be used to provide a stable 
power supply and reference to the ADC under test. Lab-
VIEW™ software is preferably used to control the DaQ card 
for data acquisition. 
10 
product thereof is added to the corresponding mean values 
of said transition code voltages of said plurality of analog-
to-digital converters, the sum is said set of estimated tran-
sition code voltages. 
4. The method of claim 3, wherein said model matrix is 
generated by singular value decomposition of a matrix of 
15 values representing the difference between measured tran-
sition code voltages of said plurality of training analog-to-
digital converters and their respective means. 
5. The method of claim 4, wherein said least squares 
estimate of said scaling inputs is computed by computing the 
20 variances of the scaling values, the mean transition code 
voltages, and the variance of the error in transition code 
voltages from said plurality of training analog-to-digital 
converters, selecting a test length for the test signal, apply-
ing said ramp signal as an input to said individual analog-
25 to-digital converter, constructing a histogram of the output 
codes therefrom, multiplying the ratio of said variances of 
scaling values to the sum of the variances in scaling values 
plus variances of the error in transition code voltages times 
the transpose of the model matrix, and multiplying the 
30 product thereof times the differences between the transition 
code voltages and their respective means. 
6. The method of claim 5, wherein the probability distri-
bution function for the noise in said individual analog-to-
digital converter is assumed to be Gaussian. 
7. The method of claim 6, wherein said measurement 
length is selected such that the standard deviation in the error 
of the transition code voltages is less than the ratio of the 
maximum allowable error in measurement to a limit of 
integration of the probability distribution of error in the 
The aforedescribed system may be used both to acquire 
35 
training data and to test individual ADCs after production, 
though it is anticipated that the user would design a test 
system that provides these capabilities, employing general 
electrical engineering knowledge, which particularly suits 
the user's applications 
40 transition code voltages that produces an acceptable prob-
ability of error. The terms and expressions which have been employed in 
the foregoing specification are used therein as terms of 
description and not of limitation, and there is no intention, 
in the use of such terms and expressions, of excluding 
equivalents of the features shown and described or portions 
thereof, it being recognized that the scope of the invention 
is defined and limited only by the claims which follow. 
What is claimed is: 
1. A method for making optimal estimates of linearity 
metrics of an analog-to-digital converter, comprising: 
constructing a statistical model of transition code voltages 
of the analog-to-digital converter based on application 
of a test input signal to a plurality of training analog-
to-digital converters of like kind and measurements of 
the transition code voltages of said plurality of training 
analog-to-digital converters, said statistical model 
being adapted to produce an estimate of the transition 
code voltages for an individual analog-to-digital con-
verter in response to a plurality of scaling inputs; 
generating said scaling inputs by applying said test signal 
as an input to said individual analog-to-digital 
converter, measuring the transition code voltages 
thereof, and computing a least-squares estimate of said 
scaling inputs given said measured transition code 
voltages; and 
applying said generated scaling inputs to said statistical 
model to produce a set of estimated transition code 
8. The method of claim 1, wherein said least squares 
estimate of said scaling inputs is computed by computing the 
variances of the scaling values, the mean transition code 
45 voltages, and the variance of the error in transition code 
voltages from said plurality of training analog-to-digital 
converters, selecting a test length for the ramp signal, 
applying said ramp signal as an input to said individual 
analog-to-digital converter, contacting a histogram of the 
50 output codes therefrom, multiplying the ratio of said vari-
ances of scaling values to the sum of the variances in scaling 
values plus variances of the error in transition code voltages 
times the transpose of the model matrix, and multiplying the 
product thereof times the differences between the transition 
55 code voltages and their respective means. 
9. The method of claim 8, wherein the probability distri-
bution function for the noise in said individual analog-to-
digital converter is assumed to be Gaussian. 
10. The method of claim 9, wherein said measurement 
60 length is selected such that the standard deviation in the error 
of the transition code voltages is less than the ratio of the 
maximum allowable error in measurement to a limit of 
integration of the probability distribution of error in the 
transition code voltages that produces an acceptable prob-
65 ability of error. 
11. A system for making optimal estimates of linearity 
metrics of a test analog-to-digital converter, comprising: 
US 6,476,741 B2 
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a test signal generator for producing a test signal for input 
to the test analog-to-digital converter; 
a processor for receiving both said test signal and digital 
codes produced by the test analog-to-digital converter 
in response to said test signal, said processor including 
a component for determining the mean values of the 
transition code voltages of the test analog-to-digital 
converter, a component for determining the variance of 
the errors in the transition code voltages of the test 
analog-to-digital converter from said mean values of 
the transition code voltages of the test analog-to-digital 
converter, the variance of the errors in the transition 
code voltages of the test analog-to-digital converter, a 
set of predetermined data representing the variance of 
transition code voltages in a training plurality of like 
analog-to-digital converters and a statistical model of 
the test analog-to-digital converter based on said train-
ing plurality of like analog-to-digital converters, and a 
component for computing estimates of the transition 
code voltages of the test analog-to-digital converter. 
12. The system of claim 11, wherein said test signal is a 
ramp signal. 
13. The system of claim 11, wherein said processor for 
receiving both said test signal and digital codes produced by 
the test analog-to-digital converter in response to said test 
signal comprises a component for constructing a histogram 
of codes produced by the test analog-to-digital converter 
and, from said histogram, computing the mean transition 
code voltages and variance of error in transition code 
voltages of the test analog-to-digital converter. 
14 
14. The system of claim 13, wherein said processor for 
receiving both said test signal and digital codes produced by 
the test analog-to-digital converter in response to said test 
signal further comprises a component for computing a least 
5 squares estimate of scaling values which, when applied to 
said statisical model of the test analog-to-digital converter, 
produce said estimated transition code voltages of the test 
analog-to-digital converter. 
15. The system of claim 14, further comprising a model-
10 ing signal generator for producing a modeling signal for 
input to the training plurality of analog-to-digital converters, 
a modeling processor for receiving both said modeling 
signal and digital codes produced by the training plurality 
analog-to-digital converters in response to the modeling 
signal, and determining the transition code voltages of the 
15 training plurality of analog-to-digital converters, determin-
ing the mean values of the transition code voltages of the 
training plurality of analog-to-digital converters and, from 
that data, constructing a statistical model of a test analog-
to-digital converter which receives as an input a set of 
20 scaling values derived from the test analog-to-digital con-
verter and produces as an output estimates of the transition 
code voltages of the test analog-to-digital converter. 
16. The system of claim 15, wherein said modeling 
processor also computes the variance of error in the transi-
25 tion code voltages of the training plurality of analog-to-
digital converters. 
17. The system of claim 15, wherein said modeling signal 
is a ramp signal. 
* * * * * 
UNITED STATES PATENT AND TRADEMARK OFFICE 
CERTIFICATE OF CORRECTION 
PATENT NO. : 6,476,741 B2 
DATED : November 5, 2002 
INVENTOR(S) : Sasikumar Cherubal and Abhijit Chatterjee 
Page 1 of 1 
It is certified that error appears in the above-identified patent and that said Letters Patent is 
hereby corrected as shown below: 
Column 12, 
Line 50, delete "contacting a histogram" insert -- constructing a histogram--. 
Column 13, 
Lines 5 and 6, delete "said processor including a component for"; 
Line 8, delete "a component for"; 
Line 10, delete "analog-to-digital converter" insert -- analog-to-digital converter, and, --; 
Lines 18-19, delete "and a component for". 
Signed and Sealed this 
Twenty-first Day of March, 2006 
JONW.DUDAS 
Director of the United States Patent and Trademark Office 
